A major challenge of software-defined radio (SDR) is to realize many giga operations per second of flexible baseband processing within a power budget of only a few hundred mW. A heterogeneous hardware architecture with the programmable vector processor EVP as key component can support WLAN, UMTS, and other standards. A detailed rationale for the EVP architecture, based on the analysis of a number of key algorithms, as well as implementation and benchmarking results are described.
INTRODUCTION
Future mobile handsets will need to support multiple wireless communication links, potentially including 2G cellular, 3G cellular, wireless local area network (WLAN), personalarea network (PAN), broadcast, and positioning. A layered structure of such a future network, adapted from [1] , is shown in Figure 1 and Table 1 .
These layers are to be integrated in a common, flexible, and seamless IP core network, supporting global roaming and a single access number per user. This requires both horizontal (intrasystem) and vertical (intersystem) handover, as indicated by the arrows. For each of these layers there exists a multitude of, often regional, standards. Some handheld devices may have to support multiple standards per layer, for example, in a world phone. Individual standards typically evolve over the years towards higher bit rates, more features, and more services. For example, 3G cellular standards will need to support highspeed downlink packet access (HSDPA), and for WLAN multiple-antenna schemes are being studied (MIMO, IEEE 802.11 n).
For a given standard, new algorithms are continuously developed to improve performance (lower bit error rate, more efficient spectrum usage). Upgrading handsets by software would then be attractive, possibly by downloading of new software versions over the air interface.
In a typical scenario, multiple standards have to be supported in standby mode, plus one standard is active. In a high-end scenario, however, several links may be active simultaneously, for example, GSM (standby), DVB-T (data downlink), UMTS (uplink), Bluetooth, and GPS. The combination of the above trends is sometimes referred to as 3G+ or 4G wireless. They form a powerful argument for so-called software-defined radio (SDR) [1] .
In Section 2 we analyze the computational loads and flexibility requirements of the various stages of the baseband processing of an SDR. In Section 3, a number of baseband algorithms are analyzed in detail for execution on a vector processor. Detailed requirements for an SDR vector processor are collected in passing. Based on these requirements, two vector processors are presented in Section 4: the OnDSP, applied in WLAN products, and the EVP (embedded vector processor), being productized for 3G and beyond. Detailed load numbers for baseband kernels, including benchmarking are presented in Section 5. System results for WLAN and for UMTS are given in Section 6.
HW ARCHITECTURE FOR SDR BASEBAND
Estimates for the computational load (GHz) for baseband processing are given in Figure 2 , with [2] as main source. Interestingly, the numbers roughly appear to apply to both nonoptimized programs on a Pentium 3 as well as to optimized (assembly) programs running on current DSPs used in GSM handsets.
The digital baseband processing for SDR can be split into three stages: a filter stage, a modem stage, and a codec stage, as shown in Figure 3 .
The loads are more or less evenly distributed across the three baseband stages. Nevertheless, the stages have very different characteristics.
Filter stage
Various transmitter and receiver filters are required for band limitation, for example, root-raised cosine filters and sample-rate conversion. Given their high computational load (e.g., 2-5 billion multiplications and additions per second for UMTS), their regularity, and the commonality among the algorithms involved, full programmability would add insufficient value to compensate for the additional power consumption. A configurable multistandard filter is more appropriate.
Modem stage
The modem stage, sometimes called "inner transceiver" or "signal conditioner," appears to be the most diverse across the different standards. It includes functions such as rake reception, correlation, synchronization, joint detection, equalization, FFT, OFDM (de)mapping, interference cancellation, and so forth. Furthermore, new modulation schemes are proposed within the ongoing evolution of standards to improve throughput and performance. Also manufacturers are challenged to differentiate their products by improving algorithms to reduce BERs or transmit power for the same BER. This is the stage where dBs can be gained or lost by choosing and optimizing the right or wrong algorithms. This is the stage where programmability offers most value.
Codec stage
The codec stage, sometimes called "outer transceiver" involves a variety of functions: (de) multiplexing, (de) puncturing, (de) interleaving, and a variety of channel codecs (e.g., convolution, Turbo, Reed-Solomon). The performance of these functions is determined by standard algorithms, and allows little differentiation among manufacturers. Given the considerable similarities among standards and algorithms, and given the considerable processing requirements for higher bit rates (> 100 Mbps), a fully programmable solution does not appear to be justifiable. See also Sections 5.4 and 6.
Baseband hardware architecture
The above observations on the different baseband stages result in a proposal for a multistandard hardware architecture (Figure 4) , comprising: (i) a general purpose microcontroller for link/MAC layer processing and for controlling baseband and RF tasks; (ii) a configurable filter processor; (iii) a programmable vector processor for number crunching, mostly in the modem stage; (iv) a conventional DSP for intrinsically "scalar" algorithms, for example, speech codecs; (v) one or more multistandard weakly configurable channel decoders, for example, Viterbi, Turbo.
VECTORIZATION OF BASEBAND KERNELS
Making vector parallelism explicit in program code is commonly called "vectorization." Depending on the algorithm at hand, this can be relatively straightforward, or it may require some ingenuity. Unfortunately, the state-of-the-art of vectorizing compilation today cannot fully exploit the architectures discussed in Section 4 and at the same time achieve efficient code for SDR. Although we have been able to generate code of acceptable efficiency for some algorithms, we rely on manual vectorization for the time being. Vectorization of several key algorithms is presented below. In the sequel we assume a vector processor that supports P (P a power of 2) identical operations to be executed in parallel (single-instruction multiple-data (SIMD)), as well as load (store) operations of P adjacent values from (into) a vector memory.
Golay correlator for UMTS-FDD
In a UMTS-FDD receiver, a Golay correlator is used for initial acquisition of a basestation signal. It is basically a filter (1) designed specifically to detect correlation peaks of the 256-chip long primary synchronization code (PSC [3] ) transmitted during the first 10% of each timeslot on the primary synchronization subchannel (P-SCH) [4] :
with PSC(i) ∈ {−1, +1} and x is one of the sample phases of the over-sampled input stream of complex (I,Q) numbers. The structure of PSC(i) allows a factorization of the Golay correlator into five stages, as shown in (2 subexpressions, each output y(k) requires 13 complex additions/subtractions, 14 memory reads, and 14 memory writes (of complex values). In principle, these operations can be executed in parallel. However, as all operands reside in different locations of the various buffers, the resulting parallel accesses to memory become highly irregular, incompatible with vector processing:
Vectorization of the Golay correlator becomes relatively straightforward when P successive output symbols y(k), y(k + 1), . . . , y(k + P − 1) are computed in parallel. The resulting program follows the sequence of stages of (2) where each + (or −) operation now specifies P complex additions (or subtractions), and each reference to the data memory now specifies the load (or store) of P adjacent complex samples from (or to) memory. Note that, at least for the early stages, load operations from memory may be nonaligned. That is, the load address need not be an integer multiple of P. In summary, so-called "inner-loop vectorization" of the Golay correlator is cumbersome, whereas "outer-loop vectorization" is rather straightforward. This is typical for algorithms for which successive output values can be computed independently. Similar results apply to many kinds of FIR filters.
Rake receiver for UMTS-FDD
Rake receivers are commonly used for (W)CDMA, because of their ability to combine signals from multiple delay paths. On a conceptual level ( Figure 5 ), a UMTS rake receiver consists of (i) a delay line to compensate the various path delays, (ii) a so-called master rake to receive the common pilot channel to perform channel estimation, frequencyoffset estimation, and code tracking, (iii) a number of so-called slave rakes to receive the various UMTS data channels and control channels, and (iv) a scaler and quantizer to reduce the dynamic range before entering the channel decoder.
The master rake controls the channel-dependent parameters (path attenuation, phase distortion, frequency offset, and time synchronization) of the slave rakes. Each master rake finger includes a channel estimator, a frequency offset estimator, and a delay locked loop (code tracker). Using the known pilot signal, these blocks can reconstruct the path characteristics of the mobile channel. Each slave rake (3) consists of F rake fingers (i.e., the F inner summations), each of which is tuned to a different delay path T − τ p of the same physical channel. Each finger performs the inverse function of the spreading performed by the transmitter. First, the path-dependent channel delay is compensated using a delay line. Then, the signal is decorrelated with the complex conjugate of the spreading code c(k, i), and accumulated over the same spreading factor S used by the transmitter. These steps (called decorrelation and "integrate and dump") are referred to as despreading. Finally, the signals of the F fingers are weighted and combined to improve the bit error rate at the output of the slave rake:
where (i) y is the output signal (symbols), (ii) k is the symbol time, (iii) x is the input signal (chips), (iv) F is the number of delay paths (fingers), (v) w p is the weight factor for path p, (vi) S is the spreading factor, (vii) c scr is the scrambling code, (viii) c ch is the channelization code, (ix) T is the delay line length, (x) τ p is the delay of path p. Three scenarios for vectorization of the slave rake will be explored: symbol parallelism, finger parallelism, and chip parallelism.
With the symbol parallelism scenario ("block processing" in [5] ) P successive output symbols are computed in parallel, similar to the outer-loop vectorization of the Golay correlator. For this scheme to work, (i) P different phases of the spreading-code generator must be computed in parallel, with a distance of S code-chips between two successive phases; (ii) the incoming data x must be laid out such that P values with stride S can be read simultaneously.
Both requirements are hard to satisfy, especially if different rakes operate with different spreading factors. The main problem, however, is that the latency scales with P × F × S. This latency can become prohibitive for large S, and is fatal for the UMTS fast power-control loop. For this reason, Walther [5] proposes a combination of symbol parallelism (for small F and for the pilot channel) and finger parallelism (for large S).
With finger parallelism, min(P, F) rake fingers are computed in parallel (the outer summation), one data chip at a time. This scheme requires F different phases of the spreading-code generator, where each phase corresponds with a path delay. The data chips are read sequentially, resulting in a considerable overhead, especially for small F and small S [5] . Furthermore, vector parallelism is limited to F, and hence does not scale with P. For F, a maximum value of six is often quoted, but under favorable conditions lower values are practical, and beneficial for low power consumption.
With chip parallelism, we have arrived at the innermost loop of (2), and we will aim at exploiting vector parallelism within a single rake finger [6, 7] . We assume for the moment that S = 2 M P for some integer M. The spreading-code generator now has to produce P successive code chips in parallel. Unlike the rake solutions based on finger and symbol parallelism, the code generator must also leap by P symbols at a time. A solution with a high throughput (300 MHz), and a low set-up time (few clock cycles) is described in [8] . With the input sample phases separated in memory, P data chips can be read in parallel as adjacent, nonaligned complex samples.
Since the active fingers are processed sequentially, the processor load is proportional to F. Furthermore, chip parallelism scales well with P, that is, a wider data path yields a proportionally lower load. The latency is determined by the number of symbols K processed in the inner loop of the algorithm. For example, with K × S bounded to 512 chips, the resulting latency can comfortably accommodate UMTS power control.
Unlike symbol and finger parallelism, chip parallelism requires so-called intravector addition. That is, the inner summation of (3) must support the summation of P complex values in a single instruction [6] . The case S < P is identical, except that the intravector addition produces P/S symbols.
Symbol-timing estimation for 802.11a
The symbol-timing estimation, also referred to as clear channel assessment (CCA), incorporates a rough symboltiming estimation procedure in the 802.11a WLAN standard. It serves as a final preamble indicator by detecting the transition between the short and the long symbol field. If an 802.11a preamble is confirmed, fine symbol-timing estimation is performed on the long symbol portion by frequency-domain processing [9] . Below, we address the rough symbol estimation.
The rough symbol-timing estimator performs two tasks:
(1) it indicates the presence of an 802.11a preamble by detecting its unique transition from a short symbol sequence to a long symbol sequence, (2) it estimates the start of the long symbol field with an accuracy of ±31 samples.
Based on extensive simulation it was chosen to base the estimation on the calculation of two sliding vector products, called autocorrelator functions (ACFs). The ACFs are compared by a threshold, which avoids division. The first ACF called acf16 tracks the end of the short symbol field according to the metrics:
Those can be iterated as
Their combination yields the detection indicator
where the value of T l depends on the SNR. A short symbol field has a period of 16 samples, and hence also of 64 samples. To remove this ambiguity, I 16 (k) is calculated. If I 16 (k) < 0, that is, there is no autocorrelation with a period of 16, the computation of a similar ACF is started to detect the beginning of the long symbol field with a period of 64. Outer-loop vectorization, that is, computing P outputs in parallel, can be applied to acf16 (5), to power computation (7), and to the detection indicator (8) . The minimum value of this indicatork 16 , its index k, and the break condition (9) have to be computed sequentially. This can be done on the fly, that is, in parallel with the vector operations above.
Fast Fourier transform
The FFT is one of the fundamental DSP algorithms. Together with its inverse, it is a key algorithm for OFDM standards such as 802.11a (cf. Section 6.1). The basic computation of a radix-2 FFT is the butterfly applied to pairs of complex samples, say, 2 × 12 bits:
where ω is a complex root of unity. An N = 2 n point FFT is generally organized as a cascade of n stages each comprising N/2 butterflies. On a vector processor, a group of P/2 butterflies can be computed in parallel conveniently, assuming N ≥ 2P. Depending on the particular FFT algorithm and on the stage, the two input vectors of such a group can be plain output vectors of different groups of the preceding stage, or permutations thereof. Such permutations (a.k.a. vector shuffles) must be supported in an SDR vector processor. Most FFT algorithms require a presorted input block, or require some postsorting of the output block (bit-reversal or digit reversal). So-called self-sorting FFTs [10] avoid this, and can lead to particularly efficient vectorized FFT solutions.
Viterbi decoding
Viterbi decoders are probably the most common channel decoders for convolutional codes. They are rather computationally intensive and comprise two distinct types of computation: trellis construction and trace back. Trellis construction allows fairly straightforward vectorization, assuming the availability of vector permutations, similar to those used for FFT. Trace back, however, is inherently sequential, requiring scalar read accesses into the trellis stored in the vector memory.
For small constraint lengths of the convolutional code, or for large P, trace back tends to take more time than trellis construction. In practice, the two may well be in balance. Hence, ideally, both types of computation can be scheduled in parallel on the vector and scalar parts of a vector processor [11] .
SDR vector processor requirements
From the vectorized baseband kernels above we can now collect the requirements for an SDR vector processor.
(R1) In addition to the 16-bit data types common for DSPs, 8-bit data types are useful for the incoming radio signals. They allow a higher memory density, and twice the parallelism in the SIMD data path. Support for complex arithmetic will benefit all presented kernels, except the Viterbi decoder. (R2) Vectorization of most presented algorithms scale well with P. In practice, a limit will occur for 64 complex samples for the 802.11a algorithms. As shown later on, a much narrower machine will cover many of today's standards. In order to be prepared for future evolution, including multitasking, it is valuable to keep the vector processor scalable, that is, to parameterize its architecture and its implementation (including tools) by P. (R3) Orthogonal to pure SIMD parallelism, VLIW (very long instruction word [12] ) parallelism can further accelerate the rake (pipelined memory access + code generation + decorrelation + integration, Section 3.2) as well as the FFT (a pipelined multiply + add/subtract + shuffle, Section 3.4). (R4) The speed-up that can be achieved by combining vector and VLIW parallelism is limited by the fraction of the program code that can be vectorized. This limitation is known as Amdahl's law [12] . For example, when 90% of an algorithm can be sped up by a factor P = 32, the overall speed-up is less than a factor eight! In order to counter this limitation, a parallel speed-up is also required for the nonvectorizable parts of an algorithm. Examples of the latter were the minimum/index calculations of the symbol-timing estimator (Section 3.3) and the trace-back function of the Viterbi decoder (Section 3.5). To further counter Amdahl's Law, parallel address calculations and loop control are critical, even more so than for traditional DSPs [13] . (R5) Beyond "pure" SIMD, shuffling of data within a vector [14] is key to both FFT (Section 3.4), and Viterbi trellis construction (Section 3.5). Furthermore, such a shuffle operation can support vector rotation, which can be used to implement nonaligned read access to vector memory as required, for example, for Golay correlation (Section 3.1) and rake reception (Section 3.2). (R6) Also intravector operations (a.k.a. vector reductions) are important, for example, for rake integration (Section 3.2). (R7) A useful, but rather CDMA-specific capability is the "generate the next P successive code chips" instruction for a variety of composite codes. (R8) As we aim at handheld devices, small silicon area (including data and program memories) is essential, as well as low power consumption. (R9) The processor must be conveniently programmable, supported by effective and efficient tools.
Note that (R2), (R3), and (R4) deal with computational performance (effective number of operations per second), and that (R5), (R6), and (R7) deal with functional capabilities.
VECTOR PROCESSORS: OnDSP AND EVP
As we have seen in Section 3, vector processing can be used to exploit the abundant and often regular parallelism encountered in many baseband algorithms. Using SIMD instructions (single-instruction multiple-data) arithmetic operations or load/store operations can be applied to P (e.g., P = 16) samples in parallel.
The basic features of a vector-processor suitable for SDR are listed below, with reference to Figure 6 and the requirements of Section 3.6 (Rn). Compared to other programmable architectures, SIMD execution results in low power consumption (R8), because the "overhead" of address calculations, address decoding, instruction fetching/decoding, and control is shared by P operations. A similar reasoning holds for silicon area per MOPS. With the above in common, two vector processor instances have been developed within Philips: OnDSP targeting WLAN, and EVP targeting 3G and beyond.
OnDSP
The OnDSP vector processor is a key component of several multistandard programmable wireless LAN baseband product ICs [15] . The application of vector processing to WLAN will be addressed in Section 6.1.
The OnDSP architecture is depicted in Figure 7 . The vector size equals P = 8 (128 bits). A single VLIW instruction can specify a number of vector operations, for example, load/store, ALU, MAC, address calculations, and loop-control ((R3), (R4)). OnDSP supports a couple of specific vector instructions, including word insertion/deletion, sliding, and gray coding/decoding. Data addresses must be a multiple of P. Program code is compressed vertically ("tagged VLIW" [16] ). In a 0.12 µm CMOS process, OnDSP measures about 1.5 mm 2 (250 kgates), runs 160 MHz (worst-case commercial), and dissipates about 0.8 mW/MHz including a typical memory configuration (R8). A macroassembler is used for VLIW scheduling, although optimization by hand is used for critical code.
EVP
The EVP (embedded vector processor) is a productized version of the CVP [7] . Although originally developed to support 3G standards, the current architecture proves to be highly versatile. Care has been taken to cover the OnDSP capabilities for OFDM standards.
The EVP architecture is depicted in Figure 8 . The main word width is 16 bits, with support for 8-bit and 32-bit data (R1). The EVP supports multiple data types, including complex numbers (R1). For example, a complex vector multiplication uses P multipliers to multiply 1/2p complex numbers each two clock cycles.
The SIMD width is scalable (R2), and has been set to P = 16 (256 bits) for the first product instance EVP 16 . The maximum VLIW-parallelism available equals five vector operations plus four scalar operations plus three address updates plus loop-control. Specific FUs of the EVP include the following ((R3), (R4)).
(i) The shuffle unit can be used to rearrange the elements of a single vector according to an arbitrary pattern (R5). (ii) The intravector unit supports operations such as add (or take the maximum of) the elements of a single vector, possibly split in, M segments of P/M elements each (R6), with M a power of 2. (iii) The code generation unit supports CDMA-code generation: in a single clock cycle 16 successive complex code chips are generated (R7). The unit can be configured for a variety of codes (UMTS, CDMA2000, GPS, etc.) and for cyclic redundancy checks (CRC).
In a 90 nm CMOS process, the EVP 16 core measures about 2 mm 2 (450 kgates), runs 300 MHz (worst-case commercial), and dissipates about 0.5 mW/MHz (core only) and 1 mW/MHz including a typical memory configuration (R8). These numbers are based on gate-level simulations of annotated netlists. Programs are written in EVP-C, a superset of ANSI-C. Programs written in plain C will be mapped on the scalar part of the EVP, and hence will not utilize the vector FUs. The extensions include vector data types and function intrinsics for vector operations, all in a C-like syntax. The EVP-C compiler takes care of register allocation (scalar and vector registers) as well as VLIW instruction scheduling (scalar and vector operations combined). The EVP tool flow (R9) further comprises an EVP-C host-emulation library, a linker, a bit-true/cycle-true simulator, a profiler, and an integrated debugger.
RESULTS FOR BASEBAND KERNELS
The results of mapping the baseband kernels of Section 3 onto the vector processors of Section 4 are presented below, together with relevant benchmarking.
Golay correlator for UMTS-FDD
On the EVP 16 
Rake receiver for UMTS-FDD
On the EVP the inner loop of the rake (Section 3.2) keeps most FUs busy. A single EVP VLIW instruction (1/ f c throughput) specifies (i) load and align a sample vector of P data chips, (ii) auto increment by P of the pointer to these chips, (iii) generate a vector of the next P code chips, (iv) correlate a vector of data and a vector of code chips, (v) intra-add result to one or few symbols (S ≤ P) or to one partial symbol (S > P).
For the UMTS-FDD chip rate of 3.84 MHz this implies an EVP 16 load of about 0.3 MHz per rake finger for the chip-rate processing (3), including loop preambles and postambles for blocks of 512 chips. Including some symbol-rate processing this will increase to 0.4-0.5 MHz, depending on the spreading factor. Table 2 summarizes the load (MHz) of a rake finger on various programmable DSPs.
Fast Fourier transform
Both OnDSP and EVP exploit pipeline parallelism (implemented by means of VLIW) among (i) a complex vector multiplication, (ii) a vector addition/subtraction, and (iii) a vector permutation (between the butterfly stages).
For a complete 64-point FFT, the OnDSP and EVP 16 require 160 and 64 cycles, respectively, based on manually scheduled code. Normalized on the respective processor SIMD widths (P = 8 and P = 16), EVP 16 is somewhat faster because its add/subtract instruction allows implicit scaling between stages. Note that all 16 EVP 16 's multipliers are active during 48/64 clock cycles! The prototype EVP-C compiler requires 79 cycles, about 25% more than the hand-scheduled assembly code. Table 3 shows the cycle counts for a 64-point FFT (incl. bit-reversal) for a number of DSPs. The numbers from [17] have been scaled from a 256-point FFT in proportion to the number of butterflies. The column "code" specifies whether the program has been compiled "out-of-the-box", that is, without any manual intervention, or whether it has been hand optimized at the assembly level.
Viterbi and turbo decoding
The EVP allows parallel computation of trellis construction on the vector FUs, and trace back (on the scalar FUs) [11] . Table 4 benchmarks several DSPs for a 12 kbps UMTS AMR voice channel (constraint length K = 9). The 3.5 butterfly operations/clock cycle for EVP 16 translates to 10 cycles/symbol for a decoder with constraint length 7. Table 4 also provides load numbers for turbo decoding (3 GPP, with 6 iterations). The EVP 16 cycle count is an estimate, based on hand schedules.
SDR RESULTS
In the preceding sections we have presented a vectorprocessor architecture for SDR using several baseband algorithms from the UMTS and WLAN domain as drivers. In addition to its efficiency for isolated algorithms, the resulting architecture (cf. Figure 4 ) needs to be assessed in an overall system context.
Wireless LAN
The Philips 802.11 a,b,g baseband implementation (product SA250) is based on the OnDSP vector processor [15] . Below we focus on the IEEE 802.11a standard. From Section 5.4, we can conclude that for the symbol rates at hand (up to 54 MHz) it is not practical to map Viterbi decoding on a vector processor. Hence, the OnDSP is employed for (de)modulation tasks, while hardware accelerators support Viterbi decoding, (de)interleaving, and de(scrambling). The main tasks for the vector processor are (i) preparing transmission data (TX), (ii) equalizing and tracking when receiving data (RX), (iii) burst detection and acquisition.
The OnDSP cycle counts of Table 5 yield an OnDSP load of 110 MHz. For the EVP 16 , with twice the parallelism, this will go down to approximately 55 MHz. In addition to meeting the OnDSP load constraint, the OnDSP can also cope with the tight real-time constraints for synchronization.
Interestingly, software flexibility does not increase the silicon area for this application. Unlike, for example, [21] , the same hardware is used for synchronization and FFT.
UMTS-FDD
Today's GSM handsets deploy programmable DSPs for all baseband signal processing, with all the associated flexibility benefits. Moreover, it has allowed concurrent and independent evolution of DSP architectures (following Moore's law) and algorithmic improvement. Different groups of designers, often in different companies used the DSP architecture and tools as interface between them.
For 3G standards, such as UMTS, this is not entirely practical, at least for the time being. From Section 5.4 we can see that Turbo decoding alone requires about 55 clock cycles per symbol on the EVP 16 . For UMTS 3 GPP R'99 this results in an acceptable 35 MHz load for a 640 kbps channel. For 3GPP release 5, however, a 14 Mbps data rate would result in an EVP 16 load in excess of 700 MHz, and a power consumption close to 1 watt in 90 nm CMOS. Accordingly, we choose the architecture of Figure 4 . This hardware-software partitioning is markedly different from [22] , where all channel (de) coding is also mapped on DSP software.
Furthermore, 3G+ standards show a much more dynamic computational load than 2G standards, both due to the nature of the employed algorithms and the large number of different use cases. This can be illustrated for four UMTS scenarios [3] .
(1) UMTS idle mode, only multicell synchronization. (2) UMTS R'99 connected mode with flat fading conditions (1 rake finger only), 3 dedicated channels (DCH), and neighbor-cell broadcast channel (BCH) monitoring.
(3) UMTS R'99 connected mode in a scattering environment with multiple paths (six rake fingers) with the same transport channel configuration as before.
(4) UMTS R'99 connected mode in a scattering environment with multiple paths (six rake fingers) with the same transport channel configuration plus an HSDPA (high speed downlink packet access) link (3GPP R5) with 15 downlink channelization codes.
The EVP 16 load numbers for these four scenarios, based on simulation of kernels, are summarized in Table 6 . Note the variation in load distributions! More advanced receiver algorithms such as interference cancellation, chip-rate equalization, or joint detection will be required in the future, both to increase the system capacity and to improve the reception quality. This is, from our point of view, one of the most compelling justifications for SDR.
Multistandard considerations
EVP 16 load numbers for the modem stage for various wireless standards are shown in Figure 9 . Note the considerable headroom available on EVP 16 for most standards. The available headroom can be used to (i) introduce improved but more demanding algorithms, (ii) scale the supply voltage to reduce power consumption, and, in principle, (iii) run multiple standards simultaneously.
The latter introduces intrastandard resource sharing, substantially reducing the additional costs for adding a radio standard. For the combination of WLAN and UMTS, including intersystem handover, this is illustrated in Figure 10 . Supporting multiple standards simultaneously requires a carefully coordinated use of the resources in the SDR architecture of Figure 4 . 
CONCLUSION
The modem stage of an SDR requires software flexibility to cope with the multitude of wireless standards, their evolution, and with algorithmic improvement (including bug fixes and in-field upgrades) without the need to respin an IC. Vector parallelism in combination with VLIW can offer the computation power required for this. The OnDSP has demonstrated this for several WLAN ICs. The EVP 16 , with its powerful FUs (shuffle, intravector, code generation) outperforms conventional DSPs by an order of magnitude or more, in a power-efficient way. Accordingly, the EVP 16 
